Null Convention Logic (NCL) Design of Efficient Sorting Unit

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Specification and Analysis of Null Convention Logic (NCL) Circuits Using PAFSV

In this work, a process algebraic framework known as PAFSV is applied to the formal specication and analysis of IEEE 1800TM SystemVerilog design. The formal semantics of PAFSV is defined by means of deduction rules that associate a time transition system with a PAFSV process. In addition, a set of properties of PAFSV is defined for a notion of bisimilarity; and PAFSV may be regarded as the form...

متن کامل

Design and Characterization of NULL Convention Arithmetic Logic Units

In this paper a number of 4-bit, 8-operation arithmetic logic units (ALUs) are designed using the delayinsensitive NULL Convention Logic (NCL) paradigm, and are characterized in terms of speed and area. Both dualrail and quad-rail, pipelined and non-pipelined versions are developed, and the tradeoffs and design considerations for each are discussed. Comparing the various architectures shows tha...

متن کامل

Radiation Hardened NULL Convention Logic Asynchronous Circuit Design

This paper proposes a radiation hardened NULL Convention Logic (NCL) architecture that can recover from a single event latchup (SEL) or single event upset (SEU) fault without deadlock or any data loss. The proposed architecture is analytically proved to be SEL resistant, and by extension, proved to be SEU resistant. The SEL/SEU resistant version of a 3-stage full-word pipelined NCL 4 × 4 unsign...

متن کامل

Accurate Throughput Derivation of Pipelined NULL Convention Logic Asynchronous Circuits

A throughput estimation formula for optimally pipelining NULL Convention Logic (NCL) asynchronous circuits was presented in the literature. However, it ignores register delays. This paper presents a precise throughput derivation formula for pipelined NCL circuits. The formula was verified by Spice simulation and can be used for static timing analysis.

متن کامل

Power Efficient Arithmetic Logic Unit Design using Reversible Logic

1. Laszlo B. Kish, Texas A&M University, Department of Electrical Engineering, College Station, TX 77843-3128, USA Received 16 July 2002; received in revised form 19 September 2002; accepted 19 September 2002, Communicated by C.R. Doering, “End of Moore’s law: thermal (noise) death of integration in micro and nano electronics.” 2. Trevor Pering, Tom Burd, and Robert Brodersen University of Cali...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of Electronics and Communication Engineering

سال: 2017

ISSN: 2348-8549

DOI: 10.14445/23488549/ijece-v4i12p102